JAN 2 9 20CK So

January 5, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/697,833 10/30/03

Juing-Yi Cheng et al.

A METHOD OF IMPROVING SHORT CHANNEL EFFECT AND GATE OXIDE RELIABILITY BY NITROGEN PLASMA TREATMENT BEFORE SPACER DEPOSITION

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 27, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

TSMC-02-150

- U.S. Patent 5,808,348 to Ito et al., "Non-Uniformly Nitrided Gate Oxide and Method," discloses a nitrided gate oxide process.
- U.S. Patent 6,373,113 to Gardner et al., "Nitrogenated Gate Structure for Improved Transistor Performance and Method for Making Same," discloses a nitrogenated gate structure and method.
- U.S. Patent 5,990,517 to Irino, "Semiconductor Memory

 Device Containing Nitrogen in a Gate Oxide Film," discloses a

 process to introduce nitrogen into a gate dielectric.
- U.S. Patent 5,872,049 to Gardner et al., "Nitrogenated Gate Structure for Improved Transistor Performance and Method for Making Same," discusses an integrated circuit fabrication method incorporating nitrogen into the polysilicon-dielectric interface in an MOS transistor.
- U.S. Patent 5,567,638 to Lin et al., "Method for Suppressing Boron Penetration in PMOS with Nitridized Polysilicon Gate," discusses a method for suppressing boron penetration in a PMOS with a nitridized polysilicon gate.

TSMC-02-150

U.S. Patent 5,189,504 to Nakayama et al., "Semiconductor Device of MOS Structure Having P-Type Gate Electrode," discusses a semiconductor device of a MOS structure having a p-type gate electrode which has a gate electrode including at least two layers consisting of a boron-doped polysilicon layer and a polysilicon layer doped with aboron and an inert material.

Sincere

Stephen B. Ackerman,

Reg. No. 37761

._lof1

9 30Ck	// /-							CATIC 201120y)	אוע		Fixing Doco	10/ 21	3 0	OUD ATTERM	etc	`
F.7	103		7012			-		, , , , , , , , , , , , , , , , , , ,		U.S. PATE	NT DOC	<u>(O(3o/o</u> UMĖNTS	3			
PERSONINGR WILL	DOCUMENT NOWBER						1	DATE	<u> </u>	NAME		CLASS	MUSCIALS	ለሁሉ አ [.] አዖየበ	ا ا	
	6	Q			2		0	9/15/	las	T-1 +	- 1		257	/// 5	1/2-	-
				٦		٦		/	1	<u> </u>	<u>al.</u>	- 1	257	410	راء	4
							7		102 100	-		n al.	257 257	411	2/2	24
:			9				-	11/23	•	\sim .	يـ	- 1	438	339	810	⊒ อ
			1					याज	1	Gardo	<u> </u>	al.	437	585	(011)	7
•				\neg	$\neg \top$			10/22	5		1 al.	4-1			4/2	7
·	3	1	X	7	S	0	4	2/23/	93	<u>Naka</u>	ama	el al.	257	422	1/3	£
· 			-	-	-	-										_
	-	-		-	\neg	-					·· ·					_
	-		$\mid \uparrow \mid$	-							<u> </u>			<u> </u>		
	-		$ \cdot $	-	-	_										_
		Ш								FOREIGN PA	TENT DO	CHMENTS	<u> </u>	<u> </u>	<u> </u>	_
<u>· · · · · · · · · · · · · · · · · · · </u>	OCCUMENT NUMBER OATE									FOREIGN PATENT DOCUMENTS			cuss	SUBCLASS	Yransi	41
	1	7	\neg	_		7	+		-			· · · · · · · · · · · · · · · · · · ·			YES	1
<u>. </u>		\dashv	+	-	\dashv	ij	\dashv		-	-00						<u> </u>
		\dashv	+	-	\dashv	+	\dashv							·		
		\dashv	_	-	\dashv	-	4			·					-	-
ž		\dashv		-	-	-	-									1
						_{							<u> </u>		<u> </u>	_
										OTHER DOC	UMENIS	(Induding Xu	thor, Tibe, D	alo, Porunorx	Pagos, El	(C.
·										· · · · · · · · · · · · · · · · · · ·		-,				_
																
	-	_						<u>:</u>					·			_
	_	_						· · · · · ·								
4																
				_	_											

citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.